# Structural and Electrical Properties Dependence on annealing temperature of a-Ge:Sb/c-Si Heterojunction

A. A.Shehab, H. Kh.Al-Lamy\*, and M. H.Mustafa Department of Physics, College of Education Ibn al Hathaim ,University of Baghdad

\* Department of Physics, College of Science ,University of Baghdad

Received	in	June	9	2010
Accepted	in	June	30	2010

# Abstract

In this work, we are Study the effect of annealing temperature on the structure of a-Ge films doped with Sb and the electrical properties of a-Ge:Sb/c-Si heterojunction fabricated by deposition of a-Ge:Sb film on c-Si by using thermal evaporation. Electrical properties of a-Ge:Sb/c-Si heterojunction include I-V characteristics in dark at different annealing temperatures and C-V characteristics and with the C-V characteristics suggest that the fabricated heterojunction was abrupt type, built in potential determined by extrapolation from  $1/C^2$ -V curve and show that the built - inpotential (V<sub>bi</sub>) for the Ge:Sb/Si system increases with the increase of annealing temperatures.

# Introduction

IV-VI semiconductors are commonly considered to be promising materials for optoelectronic, thermoelectric[1], and other IV-VI layers (chalcogenides) on Si substrates applications in the (inexpensive, stable material, high efficiency photovoltaic solar cell, bipolar, transistors, photo sensors, integrated circuit, infrared detectors, infrared light emitting diodes and electro photographic)[2,3,4,5].

There has been a rapidly growing interest in the physical properties of amorphous semiconductors such as Si, Ge. One reason for this is the extensive background knowledge and understanding of the crystalline material. The other reason is that being elemental; they lack compositional disorder [6].

The preliminary results of structural and electrical properties of this alloy film have been presented.

# **Experimental Work**

Substrates of p-type single crystal Si wafers of resistivity (3-5) ohm-cm and orientation(111) was used in the present study. After the division of these wafers into small pieces (typically 0.8cm x 0.6cm in size), Si wafer was immersed and stirred in a chemical solution consists of 3ml HNO<sub>3</sub> 1ml H<sub>2</sub>O for (1 - 3) minutes. were cleaned ultrasonically by dipping in distilled water, acetone and isopropyl alcohol alternately. After cleaning, the samples were oxidized in dry oxygen [7]. The films of a-Ge:Sb were prepared by thermal evaporation in vacuum of the order of  $10^{-5}$  torr, the rate of evaporation was equal to 9.43A/sec, onto clean silicon mirror-like side substrates at room temperature (~300K). The average thicknesses of the deposits were determined by microbalance method. The maximum error in the determination of thickness was of the order of 10% estimated for the thinnest films (Ge:Sb/Si films of thickness equals to 0.5 µm).Ohmic contacts of the electrical

properties of Ge:Sb/Si heterojunction, aluminum [8] were evaporated on the silicon side and Ge:Sb/Si side.

# **Theoretical Part**

Heterojunction is contacts, with interesting electrical or electro-optical properties, between two different materials. They will therefore be the sites, in general, of discontinuities in all the significant semiconductor parameters: energy gap, work function, lattice parameter, and effective mass[9].

The expression for the junction capacitance per unit area of an abrupt anisotype heterojunction can be written as [10].

Where  $N_n$  and  $N_p$  are the donor and acceptor concentrations respectively,  $\varepsilon_n$  and  $\varepsilon_p$  are the dielectric constant of n and p-type semiconductor respectively,  $V_D$  is the built-in junction potential, V is the applied voltage, and A is the area of the junction.

From plots of the relation between the forward current and bias voltage, the ideality factor  $(\beta)$  can be determined by the relation [11]:

$$\beta = \frac{q}{K_B T} \cdot \frac{V}{Ln \left( \frac{I_F}{I_S} \right)}$$
(2)

Where V is the forward bias voltage,  $I_f$  is the forward bias current,  $k_B$  is the Boltzmann's constant, T is the absolute temperature, q is charge of electron and  $I_S$  saturation current. From current-voltage measurements we can determine the potential barrier height ( $\Phi_b$ ) which can be determined by the relation:

 $J_s = A^* T^2 \exp(-q\Phi_b/K_BT)....(3)$ 

Where A\* is the effective Richardson constant.

# **Result and Discussion**

#### **XRD** analysis

X- ray diffraction (XRD) studies have been carried out to identify the Ge phase present in the film. Fig.1 shows that XRD pattern recorded on Ge film, coated on slide glass substrate. The structural of film is amorphous.

#### I-V characteristics under dark

One of the important parameters of a heterojunction measurement is the current-voltage characteristic which explains the behavior of the resultant current with the applied forward and reverse bias voltage. Fig (2) shows that I-V characteristic for a-Ge:Sb/c-Si heterojunction at forward and reverse bias voltage at R.T and different annealing temperatures (373,423.473)K. This result is in agreement with Chik et al[12] when thickness of films equals to 0.5 µm.

#### IBN AL- HAITHAM J. FOR PURE & APPL. SCI. VOL.24 (1) 2011

We observed that the current increases slightly with the increase of annealing temperatures because the increases of temperatures cause a rearrangement of the interface atoms and reducethe dangling bond, surface states and dislocation at interface layer between a-Ge:Sb and c-Si which leads to the improvement of the junction characteristics.

Also, we can notice from table (1) that the value of the ideality factor and potential barrier height increases but saturation current decreases with the increase of annealing temperature. This behavior attributed to the improvement of crystal structure at interface layer , also the reduction of dangling bonds as well as the density of states in a-Ge:Sb.

#### **C-V characteristics**

The junction capacitance variations as a function of the reverse bias (0-1.2) volt at frequency equal to 100KHz has been studied, for a-Ge:Sb/c-Si heterojunction at different thicknesses of Ge:Sb layer and annealing temperatures are showed in Fig. (3). It is clear that the capacitance decreases with the increase of the reverse bias voltage and annealing temperature. This result is confirmed by equation (1) and the decrease was non-linear as shown in Fig. (3).

We can observe from Table (2), that the capacitance at zero bias voltage ( $C_o$ ) decreases with the increasing of the annealing temperatures for a-Ge:Sb/c-Si junctions and this behavior is due to the surface states which leads to an increase in the depletion layer and a decrease of the capacitance.

The inverse capacitance square is plotted against applied reverse bias voltage for a-

Ge:Sb/c-Si heterojunction at different annealing temperatures as shown in Fig. (4).

The plots revealed straight line relationship which means that the junction was of an abrupt type. The interception of the straight line with the voltage axis at  $(1/C^2 = 0)$ , represents the built-in potential.

We can see from table (2) and that the variation of built-in potential ( $V_{bi}$ ) from 0.589 to 0.893 Volt when annealing temperatures changes from room temperature to 473 K.

## Conclusion

We get from the study the effect of annealing temperature on the structure of Ge:Sb and electrical properties of n-Ge:Sb/p-Si heterojunction the junction is abrupt type and the built - in potential ( $Vb_{i}$ .) for the n-Ge:Sb/p-Si System was found to increase with the increase of annealing temperature.

# References

- 1. Ietal, R. E.; Tavrina, T. V. ;Us, M.; Dresselhaus, M. S.; Cronin, S. B. and Rabin, O. (2002), Quantum size effects in IV-VI quantum wells, Physica.
- 2. Satio, N.; Aoki, K.; Sannomiya, H. and Yamaguchi, T. (1984), Thin Solid Films, 115, 253.
- 3. Rudder, R.; Cook, J. and Lucovsy, G. (1985), J. Vac. Sci. Tech., V. <u>A3</u>, 567.
- 4. Malinovska, D.; Nedial kova, L. and Kudoyarova, V. (1993), Solar Ener. Mater. and Solar Cells, V.<u>30</u>, 27.
- 5. Sinha,A.; Agarwal, P.; Kumar,S.; Agarwal, S.; Dixit,P.; Panwar,O.; seth ,T. and Bhattacharyya, R. (1993) phys. of semi. Dev. P. 595.
- 6. Mott ,N. F. and Davis, E.A. (1979) , Electronic Processes in Non-Crystalline Materials, 2<sup>nd</sup> Ed. University Press Oxford.
- 7. Holmes, P.J. (1962) , The Electrochemistry of Semiconductors, Academic Press, New York.
- 8. Etal,O. A. A. (1994), The Nature of Some Contacts (Al, In, Ge, Sb and Bi) to Selenium Films, Tr. J. of Physics, <u>18</u>, 727-733.
- 9. Holt, D. (1966), J.Phys.Chem.Solids, 27, 1050.

#### IBN AL- HAITHAM J. FOR PURE & APPL. SCI. VOL.24 (1) 2011

- 10. Sharma, B. L.; Purohit R.K. and Mukerjee, S.N. (1970), Infrared Physics, <u>10</u>, 225-231, pergamon press, printed in Great Britain.
- 11. Milnes, A. G. and Feucht, D. L. (1972), Heterojunctions and Metal-Semiconductor Junctions, Academic Press, New York .
- 12. Seager, C.H. ; Knoter M.L. and Clark, A.H. (1974) , Amorphous and liquid semiconductors", Proceedings of the Fifth international conference on Amorphous and liquid semiconductors, Taylor and Francis LTD-London.

Table (1): values of ideality factor ( $\beta$ ), saturation current (Is) and potential barrier height ( $\Phi_b$ ) for a-Ge:S b/c-Si heterojunction with different thicknesses and annealing temperatures.

T <sub>a</sub> (K)	β	Ι <sub>s</sub> (μΑ)	Φ <sub>b</sub> (eV)
R.T	1.591	0.0104	0.344
373	1.621	0.0096	0.345
423	1.627	0.0085	0.347
473	1.695	0.0067	0.352

Table (2): values of  $C_0$  and  $V_{bi}$  for a-Ge:Sb/c-Si heterojunction with different thicknesses and annealing temperatures.

T <sub>a</sub> (K)	С <sub>о</sub> (рF)	V <sub>bi</sub> (Volt)
R.T	18.1	0.589
373	16.11	0.667
423	11.88	0.727
473	10.19	0.893



Fig.(1): X-ray diffraction of a-Ge films at (a) T<sub>a</sub> =R.T (b) T<sub>a</sub> =473K



Fig. (2): I-V characteristics in the dark for a-Ge:Sb/c-Si heterojunction at forward and reverse bias voltage at different annealing temperatures



Fig. (3): The variation of capacitance versus reverses bias voltage for a-Ge:Sb/c-Si heterojunction for different annealing temperatures



Fig.(4): The variation of 1/C<sup>2</sup> versus reverses bias voltage for a-Ge:Sb/c-Si heterojunction at different annealing temperatures

# اعتماد الخواص التركيبية والكهربائية على التلدين للمفرق الهجيني a-Ge:Sb/c-Si

علية عبدالمحسن شهاب، د.حسين خزعل اللامي \*، محمد حامد مصطفى قسم الفيزياء،كلية التربية ابن الهيثم،جامعة بغداد \* قسم الفيزياء،كلية العلوم،جامعة بغداد

استلم البحث في 9 حزيران 2010 قبل البحث في 30 حزيران 2010

# الخلاصة

في هذا البحث دراس تأثير التلدين في الخواص التركيبية لاغشية a-Ge المطعمة بـ Sb والخواص الكهربائية للمفرق ألهجيني Sb-a-Ge:Sb/c-Si الناتج من ترسيب Ge:Sb - a بطريقة التبخير الحراري على الكهربائية للمفرق ألهجيني irado وهدرجات تلدين مختلفة ولسليكون. الخواص الكهربائية للمفرق الهجيني تتضمن خصائص التيار خولتية في حالة الظلام وبدرجات تلدين مختلفة وخصائص سعة خولتية . ومن خصائص سعة خولتية تبين ان المفرق الهجيني كان من النوع المنحد وان جهد البناء تم تحديده من من من النوع المنحد وان جهد وخصائص سعة خولتية . ومن خصائص معة خولتية تبين ان المفرق الهجيني كان من النوع المنحد وان جهد حرارة البناء تم تحديده من منحني الفولتية ومقلوب مربع السعة وتبين ان جهد البناء للمفرق الهجيني يزداد بزيادة درجات حرارة التلدين.