key: cord-0991773-ayw9xwsn authors: Giambra, Marco A.; Mišeikis, Vaidotas; Pezzini, Sergio; Marconi, Simone; Montanaro, Alberto; Fabbri, Filippo; Sorianello, Vito; Ferrari, Andrea C.; Coletti, Camilla; Romagnoli, Marco title: Wafer-Scale Integration of Graphene-Based Photonic Devices date: 2021-02-01 journal: ACS Nano DOI: 10.1021/acsnano.0c09758 sha: 49ac41596a4ff3c01beec5b92b9548364cef7b0a doc_id: 991773 cord_uid: ayw9xwsn [Image: see text] Graphene and related materials can lead to disruptive advances in next-generation photonics and optoelectronics. The challenge is to devise growth, transfer and fabrication protocols providing high (≥5000 cm(2) V(–1) s(–1)) mobility devices with reliable performance at the wafer scale. Here, we present a flow for the integration of graphene in photonics circuits. This relies on chemical vapor deposition (CVD) of single layer graphene (SLG) matrices comprising up to ∼12000 individual single crystals, grown to match the geometrical configuration of the devices in the photonic circuit. This is followed by a transfer approach which guarantees coverage over ∼80% of the device area, and integrity for up to 150 mm wafers, with room temperature mobility ∼5000 cm(2) V(–1) s(–1). We use this process flow to demonstrate double SLG electro-absorption modulators with modulation efficiency ∼0.25, 0.45, 0.75, 1 dB V(–1) for device lengths ∼30, 60, 90, 120 μm. The data rate is up to 20 Gbps. Encapsulation with single-layer hexagonal boron nitride (hBN) is used to protect SLG during plasma-enhanced CVD of Si(3)N(4), ensuring reproducible device performance. The processes are compatible with full automation. This paves the way for large scale production of graphene-based photonic devices. Graphene is ideally suited for photonics and optoelectronics, 1−4 in particular, for optical 5 and data communications, 2,5,6 including virtual Internet servers and data centers. 2 In 2020, the global IP data traffic, mostly through cloud and data centers, was in the range of several zettabytes (ZB), 7 i.e., >10 21 bytes exchanged in one year. The connection of an everincreasing number of people and things to the Internet (Internet of things, IoT 8 ) is pushing the requirements in terms of bandwidth (BW), defined as amount of data exchanged per unit time, 9 and the energy consumed by a device to exchange one bit of information. 10 By 2023, >27 billion devices are expected to be connected. 7 COVID-19 has forced people to stay at home, working and learning remotely as never before. 11 This resulted in an increase by 20−100% of the fixed residential network 11 and 10−20% change in traffic levels on the mobile network. 11 Thus, there is a renewed demand of traffic for applications, such as teleconferencing, video streaming, and online games. 12 Photonic technologies play a key role to satisfy these requirements. Photonic devices for next-generation telecom and datacom networks require >100 Gbps BW per single lane, 13 a small footprint (50 GHz), 31 but with a higher cost of manufacturing, 31 due to the greater cost of InP wafers with respect to Si ones. 14, 32, 33 Graphene-based photonics is very promising, as graphene is fully compatible with SiPh, 2 it has electro-absorption 2,34 and electro-refraction properties, 2, 34 and it can be used for light modulation 2 and photodetection. 1, 3 The linear gapless energymomentum relation of the massless Dirac Fermions in singlelayer graphene (SLG) leads to high mobility at room temperature (RT) (μ > 100000 cm 2 V −1 s −1 ) 35−40 and pronounced (more than 1 order of magnitude) 35−38 ambipolar electric field effect, 41 such that the surface conductivity, σ, can be tuned by applying a gate voltage. 41 The tuning of σ influences the optoelectronic properties of SLG. 42, 43 σ is a complex quantity, affecting both absorption and refraction of light interacting with SLG. 42 When SLG is placed on a waveguide (WG) core, the guided light interacts with SLG, allowing a much larger absorption with respect to normal incidence. 44 The absorption coefficient for SLG on a SOI WG is up to 0.1 dB μm −1 , 45 depending on SLG doping 45 and distance from the WG core center. 46 SLG has been used for electron absorption 46, 47 and electron refraction modulation, 48, 49 switching, 50 and photodetection. 1−3,51−55 Reference 46 reported electron absorption modulators (EAMs) based on SLG transferred on a 7 nm Al 2 O 3 layer deposited on a Si WG. This configuration was improved by using a SLG-insulator-SLG stack, i.e., a double SLG (DSLG), 2 on an undoped Si WG. 45, 47, 56 This has two main advantages: (1) the use of a passive WG platform, i.e., pure dielectric WGs, without implantation or epitaxy processes typically employed in SiPh 57, 58 or InP, 31 simplifying the manufacturing process, with a consequent cost reduction; (2) enhanced modulation due to the interaction of two SLGs with the WG mode. 34 Single-mode WGs have typical dimensions which depend on the refractive index of the guiding material. 59 SiPh single-mode WGs, guiding only the fundamental mode, 59 have a typical width ∼480 nm when realized on 220 nm SOI. 60 Si 3 N 4 single-mode WGs have larger width ∼1 μm, depending on Si 3 N 4 thickness, 39 because of the lower refractive index (n = 1.98 for Si 3 N 4 39 compared to 3.47 for Si at 1550 nm). 61 The larger width of Si 3 N 4 WGs helps simplify the technology because it requires less stringent lithography resolution and also reduces costs, making small (∼10000 pieces/year) and medium (∼100000−1000000 pieces/year) production volumes more affordable than in SOI or InP manufacturing lines. 31 This means that the volume (i.e., number of chips) threshold to implement a product in a Si fab can be reduced by using Si 3 N 4 . This enables the cost-effectiveness of mediumvolume products (∼10000−100000 chips per year), 2 thus opening medium-volume markets (e.g., long haul telecom systems). 2 To reach a high technology-readiness level (TRL > 8, i.e., system complete and qualified), 62 adequate for photonic device production, scalable techniques for SLG growth and transfer are needed. Chemical vapor deposition (CVD) on Cu yields SLG that, when encapsulated in hexagonal boron nitride (hBN), has electronic and structural quality (defect density, scattering time, and μ) comparable to exfoliated SLG. 35, 37, 38, 63 There has been significant progress for SLG scalable growth on dielectrics, such as SiO 2 64 and Al 2 O 3 , 65 and on CMOScompatible Ge, 66−68 but with RT μ limited to ∼2000 cm 2 V −1 s −1 . 65 Hence, as of 2020, the most common approach to obtain μ > 5000 cm 2 V −1 s −1 is to transfer SLG grown on Cu to the target substrate. 69 The so-called "wet" transfer 70,71 typically involves chemical etching Cu to release SLG. 69, 72 Alternatively, SLG can be released from the growth substrate electrochemically 73, 74 or by oxidizing Cu at the SLG interface. 75 The released SLG is then directly picked up from the aqueous solution using the target wafer, with alignment accuracy ≥1 μm. 76 Wet-transferred SLG has μ ∼ 10 3 cm 2 V −1 s −1 , 69 which can be improved by 2 orders of magnitude by hBN encapsulation. 37 "Fully dry" transfer 35 is based on direct pick-up of SLG from Cu using exfoliated flakes of hBN or other layered materials (LMs), such as WSe 2 . 39 In this approach, SLG is released from Cu and encapsulated without contact with water or solvents, 35 resulting in μ > 3 × 10 5 cm 2 V −1 s −1 at RT. 39 Thus far, scalability is limited by the size of exfoliated hBN flakes (up to ∼100 μm), 77 but CVD hBN or amorphous BN could be used in future to solve this. The "semi-dry" approach consists in SLG delamination from Cu in an aqueous solution either electrochemically 76 or by Cu oxidation, 78 followed by lamination on the target substrate in dry conditions. This yields μ as high as in "fully dry" transfer after hBN encapsulation 38 while allowing scalability. 76 Here, we implement an aligned semidry transfer of SLG, based on electrochemical delamination in NaOH, and subsequent handling of a suspended polymer/SLG membrane using a frame. This approach avoids the contact of the target substrate with the aqueous solution and allows deterministic placement of SLG single crystals (SC) with ∼1 μm precision in the X and Y plane, thanks to a transfer setup equipped with micrometric actuators. We use a freestanding carrier membrane, comprising 2 polymer layers. This enables semidry transfer of large SLG matrices (up to ∼12000 SLG-SCs) with coverage >80% of the target photonics device area, and integrity in terms of SLG continuity. We report wafer-scale fabrication of DSLG EAMs on Si 3 N 4 WGs based on a stack of two SLGs separated by ∼17 nm Si 3 N 4 . We report 30 EAMs, on 4 chips from the same wafer, with uniform performance ±10%, demonstrating wafer-scale scalability and reproducibility of the complete process. We use monolayer (1L) CVD-hBN for SLG encapsulation, to protect SLG during Si 3 N 4 deposition by plasma-enhanced CVD (PECVD). We get a contact resistance ∼500 Ω μm for E F > 0.2 eV, allowing us to achieve a cutoff frequency, i.e., the frequency at which energy flowing through the system is reduced rather than passing through, 17 ∼4 GHz for 120 μm EAMs, and ∼12 GHz for 30 μm ones. The operation speed is ∼20 Gbps, the highest to date in Si 3 N 4 without using resonating devices. Higher speeds have only been demonstrated in Si 3 N 4 with resonating devices. For example, SLG on Si 3 N 4 modulators working up to 22 Gbps were reported on microring resonators, 56 while up to 40 Gbps was demonstrated by using piezoelectric lead zirconate titanate (PZT) thin films on Si 3 N 4 microring resonators. 80 Because of the gapless nature of SLG, 1−3,81 SLG photonics can operate at any wavelength, unlike refs 56 and 80, which were limited to the specific resonant wavelength. Our DSLG EAMs comprise two SLGs on a passive Si 3 N 4 WG, separated by a ∼17 nm Si 3 N 4 dielectric, Figure 1a . Three factors ensure scalable fabrication with reproducibility: (i) wafer-scale source material with crystal size comparable to that of single devices, to avoid grain boundaries; (ii) semidry transfer with low impact on SLG cleanliness and electrical properties; (iii) SLG protection prior and during dielectric deposition. In ref 76, we addressed (i) by preparing SLG SC matrices. This approach is compatible with the requirements of integrated photonics, allowing tailored growth of SLG according to the geometry of the photonic circuits. The lateral dimensions of the SLG SCs can be tuned from tens to hundreds of micrometers. 45, 56, 82 Deterministic growth relies on pretreating Cu by electropolishing, to reduce surface contaminations and improve surface flatness. Cu is then patterned with 5 μm Cr seeds at the desired SLG crystal locations. This is done by using optical lithography and thermal evaporation of 25 nm Cr. The growth is performed in a cold-wall CVD reactor (Aixtron BM Pro) at 1060°C by using Ar annealing to maintain a low nucleation density (∼10 crystals per mm 2 ). 79 Due to residual oxidation in Cu, SLG nucleation requires surface impurities, 83 ensuring that SLG SCs nucleate only at the Cr seeds locations. The matrices of SLG SCs grown on Cu need to be released from the growth substrate and transferred to the target wafer (e.g., a wafer containing WGs). To do so, we adapt our semidry transfer procedure 76 and build a dedicated transfer tool. To facilitate handling, SLG is coated with a polymer carrier membrane, and a semirigid polydimethylsiloxane (PDMS) frame is attached to the Cu foil perimeter. The transfer itself consists of two stages: (1) wet SLG electrochemical delamination from the growth substrate and (2) dry SLG aligned lamination on the target substrate. After the SLG electrochemical release from Cu in NaOH (see the Methods for details), the SLG/polymer membrane is rinsed several times in deionized (DI) water and dried in air. The freestanding membrane is supported by the PDMS frame and can be handled in dry conditions. The SLG SCs are attached to the membrane holder of the lamination tool, which allows angle adjustment with ∼0.1°precision of the membrane with respect to the target wafer. The latter is brought in close proximity (∼500 μm) to the membrane using a 4-axis micrometrical stage (X, Y, Z translation and Θ rotation). After aligning the SLG-SCs to the photonic structures, the target wafer is heated to ∼100°C and brought into contact with SLG, resulting in adhesion with the target photonics chip over the whole membrane. The alignment is performed using a 12× zoom microscope lens attached to a Digital single-lens reflex (DSLR) camera. The PDMS frame is then detached from the sample, and placed in acetone for the polymer removal. During the delamination of SLG from Cu and alignment to the target substrate, the freestanding polymer-SLG membrane is supported by a semirigid frame attached to the perimeter of the sample, Figure 1c . In ref 76, the frame was made from polyimide (Kapton) tape and bonded to the sample using an adhesive, with the risk of chemical reaction with the NaOH electrolyte contaminating the transferred SLG. To mitigate this, here we use PDMS-based support frames, which can be bonded to flat surfaces without any adhesive, thus ensuring transfer cleanliness. An alternative could be to use a solid PDMS stamp, 84 which may also handle SLG. However, PDMS is not compatible with the lamination temperature (105°C), due to its large (∼3.1 × 10 −4 K −1 ) thermal expansion coefficient. 85 SLG-SCs attached to a PDMS stamps can develop nanometer-sized cracks when heated to 100°C. Our method also relies on a bilayer carrier polymer comprising 1.5 μm poly(propylene carbonate) (PPC) and 100 nm PMMA, instead of the PMMA support of ref 76 . The different glass transition temperatures, T G, of PPC (37°C) 86 and PMMA (105°C) 86 allow us to have a membrane with variable mechanical properties, which can be controlled with T. At ambient T, during delamination and SLG SC alignment, both polymers are kept 10 MV cm −1 ). 89 PECVD can be used to deposit uniform Si 3 N 4 with thickness <20 nm and root mean square (RMS) roughness <0.5 nm. 89 Top SLG SCs are then placed using aligned semidry transfer. The top structure of the modulator is fabricated using identical methods to the bottom layer (see the Methods for details). The SLG crystals are characterized throughout the fabrication process by Raman spectroscopy with a Renishaw InVia at 532 nm, laser power ∼1 mW, and acquisition time ∼4s. The laser spot size is ∼0.8 μm, as determined by the razor blade technique. 90, 91 We present a detailed step-by-step procedure to acquire and analyze Raman spectra throughout the fabrication of wafer scale SLG-based devices. This ensures quality control as well as reproducibility. The complete set of data we provide enables independent assessment of our results. Tables 1 and 2 present a summary of the Raman fitting parameters and corresponding defect density, Fermi level (E F ), and strain. Figure 2b shows representative spectra of SLG on 285 nm SiO 2 /Si, before (black) and after Si 3 N 4 deposition, with (orange) and without (dark cyan) capping of SLG with 1L-hBN (see sketch in Figure 2a ). The Raman signature of 1L-hBN is weak indicating the low quality of the commercial 1L-hBN. 92 The transferred SLG spectrum has a 2D peak with a 10.5 ± 1.0 11.8 ± 1.7 12.0 ± 1.9 26.9 ± 0.8 32.5 ± 1.5 33.8 ± 2 single Lorentzian shape and with a full width at half-maximum FWHM (2D) ∼ 26.7 cm −1 , a signature of SLG. 93 The G peak position, 95 which remains almost unchanged after Si 3 N 4 deposition, is likely compensated by the increased doping. 98 The Raman data indicate that E F of SLG after transfer is ∼170 meV (hole doping). 99 ,100 E F in the exposed SLG increases to ∼290 meV. 99 95, 101 Hence, capping with 1L-hBN limits the creation of Raman active defects, therefore contributing to preserve μ. 96,97 SLG SCs exposed to Si 3 N 4 deposition present cracked areas with an average crack size ∼10 μm, as for the optical microscopy image in Figure 2c (right inset). Raman mapping is performed at 1 μm steps, over an area ∼20 μm × 20 μm on SLG transferred onto SiO 2 /Si, and after Si 3 N 4 deposition, with and without 1L-hBN. Table 1 , together with the corresponding estimates of defect density, E F , and strain. The Raman data indicate E F after transfer ∼190 meV (hole doping). 99,100 HBN capping, in addition to limiting the generation of Raman active defects, keeps E F close to that of transferred SLG (∼220 meV). E F in exposed SLG increases to ∼300 meV. 99, 100 The Gruneisen parameters 102 rule the change of Pos(2D) and Pos(G) in response to strain. The G and 2D peaks do (do not) split for increasing uniaxial (biaxial) strain. 94 At low (≲0.5%) strain the splitting cannot be resolved. 102, 103 Figure 3d plots the correlation between Pos(2D) and Pos(G). Linear fits in Figure 3d Taking into account the shift in Pos(G) due to finite doping (E F ∼ 190, 220, 300 meV for the three cases), we estimate a mean uniaxial(biaxial) strain ϵ ∼ −0.08%(∼−0.03%) for the transferred SLG, and ∼0.06% (∼0.02%) and ∼−0.14% (∼−0.06%) for the hBN-capped and exposed SLG after Si 3 N 4 deposition, respectively. After 1L-hBN-capping and PECVD deposition of Si 3 N 4 , DSLGs are completed by transferring top-layer SLG arrays onto Si 3 N 4 by semidry transfer. The use of identical deterministically grown SC matrices ensures that bottom and top SLG overlap over the entire wafer area, enabling waferscale fabrication. The assembly of DSLG is monitored by Raman spectroscopy. We collect 8909 spectra on 48 crystals (24 bottom-layer and 24 top-layer) over four portions of a 150 mm wafer (pdoped Si with 285 nm SiO 2 ). Figure 3a 99, 100 In addition, a considerable (2500 cps at 1 mW power excitation) photoluminescence background is observed after Si 3 N 4 deposition, which we attribute to the introduction of defects in 1L-hBN. 107 The broad band is peaked at ∼600 nm (inset, Figure 3a ) similar to defect related broad emission in 1L-hBN. 107 Raman mapping is then performed on the SLG arrays at 10 μm steps. Table 2 . The bottom-layer SLG, transferred and after hBN-capping, and top-layer SLG, are within the intrinsic SLG range in terms of doping (E F < 100 meV). 99, 100 After Si 3 N 4 deposition, the bottom-layer E F increases to ∼250 meV. 99, 100 The linear fit to Pos(2D) as a function of Pos(G) in Figure 3b gives ΔPos(2D)/ΔPos(G) ∼ 0.78, 0.66, 1.41, 1.22 for bottomlayer SLG transferred on SiO 2 , top-layer on Si 3 N 4 , bottomlayer after hBN capping, and bottom-layer after Si 3 N 4 deposition, respectively. This indicates the coexistence of strain and doping, modulated during the assembly steps. The presence (or coexistence) of biaxial strain cannot be ruled out. Considering the Gruneisen parameters 102−104 and the unstrained, undoped Pos(G) 93, 105 for intrinsic SLG as above, we estimate a mean uniaxial(biaxial) strain ϵ ∼ 0.07%(∼0.03%) and 0.03% (∼0.01%), for SLG after transferring on SiO 2 (bottom-layer) and on Si 3 N 4 (top-layer), respectively. The bottom SLG after hBN capping has ϵ ∼ 0.1%(∼0.04%) while, after Si 3 N 4 deposition, considering doping, 98 ϵ ∼ 0.13%(∼0.05%). To monitor the uniformity of the Raman response throughout the fabrication of the DSLGs, we map 48 SLG SCs, 24 bottom-layer (b1−4 arrays), and 24 top-layer (t1−4 arrays), on four different portions of a 150 mm wafer. Table 2 ). FWHM(2D), Figure 4b , progressively increases upon fabrication on b1−4, while it is comparable for b1−4 and t1−4 after transfer on SiO 2 and Si 3 N 4 . FWHM(G) and A(2D)/A(G), Figure 4c ,d, are comparable for all SLG SCs, except for b1−4 after Si 3 N 4 deposition, where they decrease due to E F > 100 meV. Thus, our wafer-scale Raman characterization reveals that the top-SLG in the DSLG is comparable to micromechanically exfoliated flakes in terms of doping, 99 strain, 108 and strain fluctuations. 109, 110 The transfer of hBN has marginal effect on the properties of the bottom-SLG. However, it plays a key role in preserving the structural integrity of the crystals, and avoiding the formation of Raman-active defects during Si 3 N 4 deposition, thus preventing μ degradation. The Raman analysis shows an increase in doping, strain and strain fluctuations in the bottom SLG after the PECVD process. However, the PECVD process results in an homogeneous dielectric layer, crucial for reproducible operation of DSLG modulators. 34 We then investigate the electrical transport properties of the transferred SLG-SCs using back-gated multiterminal devices at RT and exposed to air. This allows us to monitor two key performance parameters for SLG integration in a photonic circuit: contact resistance (R c ) and μ. To quantify R c , we use transfer-length method (TLM) 111 devices, as in Figure 5a ,b, defined by EBL, reactive-ion etching and thermal evaporation of metallic contacts. Ni/Au 7/60 nm top contacts evaporated <10 −5 mbar provide the highest performing configuration in terms of yield (>80% of working devices) and Rc when compared to Cr, Ti, and Ni and to other contact geometries, such as one-dimensional side contacts. 112 By measuring the two-terminal resistance over different channel lengths (l) we extrapolate the residual resistance at l = 0, which corresponds to 2 × R c , 111 Figure 5c . This procedure can be repeated for different E F , set by the back-gate voltage (V G ), to obtain R c as a function of E F , as for Figure 5f , showing the statistical average over 56 devices and error bars as standard deviations. R c remains <2500 Ω μm in the neutrality region and is ∼500 Ω μm for E F > 0.2 eV, required in the operation of modulators at telecom wavelengths. 2 The SLG E F must be set at energies larger than half of the photon energy in order to work at the edge of Pauli blocking. 42, 43, 113 At 1550 nm the photon energy is 0.8 eV, so that E F must be set slightly above 0.4 eV. 34 These R c are comparable to those previously reported for ultrahigh μ > 10 5 cm 2 V −1 s −1 devices. 112 We get μ from 56 TLM structures as well as 36 Hall bars, in Figure 5d ,f. The SLG resistivity, ρ, for the TLM devices is obtained from a linear fit of TLM channels (Figure 5c ) as a function of V G . The Hall bar ρ is derived from four-terminal measurements and fitted as for ref 114 . In Figure 5g , dashed lines indicate the average μ for both e and h, whereas the shaded areas represent the standard deviation. The average μ from Hall bars (∼4750 cm 2 V −1 s −1 for h and ∼4600 cm 2 V −1 s −1 for e) is higher than TLM (∼3600 and ∼3350 cm 2 V −1 s −1 , respectively). This could be caused by two factors. (1) For each TLM, ρ is estimated from an average of 5 channels, with a total length of 75 μm, whereas the channel length in a Hall bar is 8 μm, comparable to that used in typical SLG transport measurements. 114 (2) Parasitic doping by the contacts has an effect in two-terminal TLM measurements, 115, 116 not present in fourterminal Hall bar measuremnts. 117 Figure 5h plots 3 representative traces of ρ as a function of V G , from Hall bars with high (∼5900 cm 2 V −1 s −1 ), low (∼3500 cm 2 V −1 s −1 ), and average (∼4700 cm 2 V −1 s −1 ) μ. EAMs are based on the modulation of the surface optical conductivity at optical frequencies induced by electric field effect. 41, 118 SLG absorption is changed by moving E F above the Pauli blocking condition. 42, 43, 113 This can be done by applying gating in a capacitor-like structure, with SLG used as one or both capacitor plates. 2 In our DSLG geometry, a reciprocal self-gating is obtained with V G , resulting in modulation of the surface carrier density, i.e., electro-absorption. 34 The main advantages of this approach are the larger electro-absorption effect, due to the presence of two SLG, approximately twice that of SLG, 34 and the possibility to use undoped WGs, enabling integration onto any already existing platform, such as SOI for SiPh or Si 3 N 4 on Si. 34 Here we use a 150 mm Si 3 N 4 photonic platform, with 260 nm Si 3 N 4 on a 15 μm buried SiO 2 . The 1500 nm wide WG is designed to support a transverse-electric field (quasi-TE) mode at 1550 nm. 17 The top cladding is thinned to ∼40 nm to maximize the evanescent coupling of the optical mode with the DSLG stack. The core of the modulators is the DSLG capacitor, comprising a SLG/hBN/Si 3 N 4 /SLG stack. The cross-section and a SEM image of a representative device is in Figure 6a ,b (see the Methods for details). We prepare 30 SLG/ hBN/Si 3 N 4 /SLG stacks on 30 WGs to fabricate 30 EAMs with different lengths (Figure 6c−f) . This allows us to benchmark the reproducibility of the fabrication process at wafer scale through optoelectronic characterization of the devices. We test key performance parameters: static (DC-biased) and dynamic (DC-biased + RF) modulation depth, electro-optical (EO) BW, and eye diagram opening. We characterize the EAMs in static and dynamic (i.e., driven by a time varying electrical signal) mode and collect the data to perform a statistical study of performance, Figure 7 . We first consider the transmission as a function of V G . Modulation is obtained by tuning E F of both SLG layers from complete optical absorption (E F < 0.4 eV at 1550 nm) toward transparency (E F > 0.4 eV). 34 The static characterization on wafer scale shows modulation efficiency ∼0.25, 0.45, 0.75, 1 dB V −1 for ∼30, 60, 90, 120 μm EAMs, respectively, Figure 7a . We then characterize the EO BW, i.e., the BW of the conversion efficiency, defined as the ratio between the output and the input power, 17 from the electrical signal driving the modulator and the optical modulated signal at the output of the modulator. 17 This parameter determines the maximum operating speed and is typically affected by R C . 119 The EAM BW is mainly limited by its RC time constant, 119 i.e., the series resistance (R) of the device multiplied by the DSLG capacitance, C, given by the series of gate dielectric capacitance and quantum capacitance of the two SLGs, 120 with R = R C + R S of the SLG section between DSLG capacitor and metal contacts. As C is proportional to the device length, while R is inversely proportional to it, we would expect a length-independent 3 dB electro-optical BW. However, Figure 7b shows that the BW changes with length, with longer devices having lower BW. We obtain ∼11.5, 6.5, 7.4 GHz for 30, 60, 120 μm, respectively. The reason is that a further contribution to R comes from the output 50 Ω impedance of the vector network analyzer (VNA) used to perform the measurements (see the Methods). This is the main limiting resistive contribution because of our low R c ∼ 500 Ω μm at E F > 0.2 eV. We then test the DSLG EAMs using a non-return-to-zero (NRZ) electrical driving signal, 58 i.e., a digital two-level sequence, generated with a pattern generator (PG) (Anritzu MP1800A). This instrument allows us to obtain pseudorandom binary sequences (PRBS), i.e., deterministic binary sequences of bits with statistical behavior similar to a pure random sequence, 27 with adjustable lengths (up to 2 31 -1 bits). The signal is applied to the DSLG EAMs electrodes through a RF cable and a bias-tee. This generates a modulated optical signal, detected by a high-frequency (70 GHz) photodetector (Finisar XPDV3120) connected to a sampling digital oscilloscope (Infinium DCA 83484A, BW ∼ 50 GHz). By doing so, we can visualize on the oscilloscope the resulting eye diagram, 121 Figure 7c . This gives the frequency dependent ER and 3 dB EO BW as a function of device length, and 10/15/20 Gbps data-rate. 121 The eye diagram measurement of the data stream along with ER and 3 dB EO BW demonstrate EAM at 20 Gbps on wafer scale. Our wafer-scale fabrication approach may also be used on different photonic platforms, e.g., SOI. The smaller WG cross section, 480 nm × 220 nm, would reduce the modulator stack capacitance, thus improving EAM speed. The change from Si 3 N 4 to SOI, as reported in ref 47, increases the EO BW to at least 30 GHz, and the data rate to 50 Gbps in a 100 μm EAM. Improving the SLG quality, in terms of μ after Si 3 N 4 encapsulation, can increase performance in terms of insertion loss per unit length. Assuming a maximum absorption ∼0.1 and <0.001 dB μm −1 in the transparency region for μ > 3000 cm 2 V −1 s −1 at 0.4 eV, the EAM length can be reduced to 50 μm, with a maximum ER = 5 dB and a halved capacitance. By reducing the RC constant, we expect to approximately double its BW with respect to the 100 μm device, thus achieving ∼60 GHz. This optimization, combined with a SOI WG, could result in EAMs competitive with present microring based SOI modulators 28, 122 and SiGe EAMs. 29 The added value of SLG-based EAMs is the broad operation spectrum, from O (1300 nm) to L-band (>1625 nm) and beyond, while SiGe modulators are restricted to the C band (1530−1565 nm), 123 and Si microring modulators are limited to resonant wavelengths. 124 We presented the full process flow (from growth, to transfer, integration on WGs, and photonic devices fabrication) for SLG-based photonics on wafer-scale. Our approach yields high-quality uniform SLG on wafer-scale, as indicated by statistical spectroscopic and electrical characterizations. We used wafer scale hBN encapsulation to minimize damage during dielectric deposition. We applied this to realize double SLG electro-absorption modulators on the passive Si 3 N 4 platform. Our approach is easier and more reproducible, in terms of yield and uniformity, compared to the transfer of a continuous SLG film over the full wafer area, because it is based on individual crystal matrices. SLG single crystals have higher mobility than polycrystalline films, with high-quality top contacts, with a reproducible contact resistance ∼500 Ω μm. Our approach can be used for other photonics building blocks, such as photodetectors and mixers, as well as for resonant structures, including microrings for modulation, switching and filtering, and nonresonant ones, like interferometers. SLG crystal matrices are grown on 25 μm Cu foils (Alfa Aesar no. 46365). Prior to SLG growth, each foil is electropolished in an electrolyte consisting of water, ethanol, phosphoric acid, isopropyl alcohol, and urea, as for ref 79 . The Cu foil is patterned using UV lithography. Cu is spin-coated with a Shipley S1813 positive photoresist, baked at 110°C for 1 min, and exposed to UV light using a Cr mask containing the required seeding pattern (UV dose ACS Nano www.acsnano.org Article ∼200 mJ cm −2 ). Twenty-five nanometer Cr is thermally evaporated (Sistec) at 1 × 10 −5 mbar, followed by lift-off in acetone. The samples are then rinsed in isopropyl alcohol. Growth is performed in an Aixtron BM Pro cold-wall reactor at 25 mbar and 1060°C. The samples are kept under Ar flow during the T ramp-up, and are annealed for 10 min at the growth T. Growth is performed by flowing 0.5 sccm CH 4 , 50 sccm H 2 and 900 sccm Ar. Following the 20 min growth, heating is switched off and the sample is cooled to <120°C under Ar flow. SLG on Cu is then coated with a support polymer (100 nm PMMA 950 K and 1.5 μm PPC) and a PDMS frame is attached to the perimeter of the Cu foil. SLG electrochemical delamination is performed in 1 M NaOH. Cu/SLG is used as the anode, and ∼2.4 V is applied with respect to a Pt counter electrode, Figure 8a . The voltage is adjusted to maintain a current ∼3 mA to avoid excessive formation of H 2 bubbles, which may cause damage to SLG. The freestanding polymer/SLG membrane is then removed from the electrolyte, rinsed 3 times in DI water, then dried in air. The lamination of SLG on the target wafer is performed in a transfer tool, shown in Figure 8b , with a close-up of the SLG/PMMA membrane with a PDMS frame aligned onto the target wafer in Figure 8c . The target wafer is placed on a micrometric stage with three-axis translational and azimuthal rotational movement, Figure 8b . Alignment of the WGs to the SLG SC matrix is performed exploiting the SLG contrast on the polymer membrane in transmission mode, Figure 1d . The optical system of the transfer tool consists of a 0.58−7× microscope objective with coaxial illumination, and a DSLR camera with a 2× adapter tube, giving a final magnification ∼1.16−14×. Following alignment, the wafer is heated to 100°C using the inbuilt stage heater with a proportional-integral-derivative (PID) controller, and the membrane is brought into contact with the wafer to laminate the SLG. Heating the wafer reduces the adhesion of PDMS, and the frame can be then detached from the wafer, Figure 7b . Depending on the geometry of the wafer, several cycles of the above procedure are performed to populate the wafer with SLG SCs. For a typical SLG SC matrix of 25 × 40 mm 2 , 16 cycles populate 90% of a 150 mm wafer. Finally, the wafer is placed in acetone to remove the support polymer, followed by a rinse in isopropyl alcohol. The fabrication of the DSLG modulator stack is performed as follows. A matrix of SLG SCs is transferred on the target wafer and aligned to the Si 3 N 4 WG, Figure 9a . The bottom layer SLG is spincoated with PMMA 950 A4 (Microchem), patterned using EBL and etched using RIE, Figure 9b . Contacts to the bottom SLG are fabricated using EBL and thermal evaporation of 7 nm Ni and 60 nm Au, followed by lift-off in acetone, Figure 9c . A 2 × 2.5 cm 2 polycrystalline 1L-hBN (Graphene Laboratories, Inc.) grown on Cu foil via CVD 125 is then electrochemically delaminated from Cu and transferred on the chips of the wafer via semidry transfer. 76 Graphene Photonics and Optoelectronics Graphene-Based Integrated Photonics for Next-Generation Datacom and Telecom Photodetectors Based on Graphene, Other Two-Dimensional Materials and Hybrid Systems (6) Romagnoli, M. Graphene Photonics for Optical Communications The Internet of Things How the Next Evolution of the Internet Is Changing Everything International Telecommunication Union. Definitions of World Telecommunication/Ict Indicators Next Generation Mobile Networks Alliance How the Internet Can Cope with the Explosion of Demand for "Right Now" Data during the Coronavirus Outbreak https:// spectrum.ieee.org/tech-talk/telecom/internet/everyone-stayinghome-because-of-covid19-is-targeting-the-internets-biggest-weak-spot Silicon Photonic Integration in Telecommunications Coupling Strategies for Silicon Photonics Integrated Chips Highly Uniform and Low-Loss Passive Silicon Photonics Devices Using a 300mm CMOS Platform Photonics: Optical Electronics in Modern Communications; Oxford series in electrical and computer engineering 100G PSM4MSA Specification. http:// psm4.org/100G Device Requirements for Optical Interconnects to Silicon Chips The Role of Photonics in Future Computing and Data Centers Optical Interconnects for Data Centers Silicon-on-Insulator Technology: Materials to VLSI Woods, I. Low Loss InP C-Band IQ Modulator with 40 GHz Bandwidth and 1.5V Vπ Optical Fiber Communications Conference and Exhibition (OFC) 2015, 1−3 Silicon Photonics in Optical Coherent Systems High-Speed Silicon Photonics Modulators Understanding Telecommunications Business; Telecommunications; Institution of Engineering and Technology An Experimental Demonstration of 160-Gbit/s PAM-4 Using a Silicon Micro-Ring Modulator Real-Time 100 Gb/s NRZ and EDB Transmission with a GeSi Electroabsorption Modulator for Short-Reach Optical Interconnects Present, and Future of InP-Based Photonic Integration Silicon Photonics and Photonic Integrated Circuits 2019 by Yole Developpement Comparison between InP and Silicon Photonics Design Optimization of Single and Double Layer Graphene Phase Modulators in SOI Ultrahigh-Mobility Graphene Devices from Chemical Vapor Deposition on Cleaning Interfaces in Layered Materials Heterostructures High-Mobility, Wet-Transferred Graphene Grown by Chemical Vapor Deposition High-Quality Electrical Transport Using Scalable CVD Graphene. 2D Mater. 2020 Extraordinary High Room-Temperature Carrier Mobility in Ballistic Transport Exceeding 28 Mm in CVD Grown Graphene Electric Field Effect in Atomically Thin Carbon Films Gate-Variable Optical Transitions in Graphene Optical Conductivity of Graphene in the Visible Region of the Spectrum Optical Absorption in Graphene Integrated on Silicon Waveguides Double-Layer Graphene Optical Modulator A Graphene-Based Broadband Optical Modulator High-Speed Double Layer Graphene Electro-Absorption Modulator on SOI Waveguide Graphene-Based Optical Phase Modulation of Waveguide Transverse Electric Modes Graphene-Silicon Phase Modulators with Gigahertz Bandwidth Capacitive Actuation and Switching of Add-Drop Graphene-Silicon Micro-Ring Filters Hot Carrier Transport and Photocurrent Response in Graphene Waveguide-Integrated, Plasmonic Enhanced Graphene Photodetectors High-Responsivity Graphene-Boron Nitride Photodetector and Autocorrelator in a Silicon Photonic Integrated Circuit Zero-Bias, Graphene Photodetectors with Polymeric Gate Dielectric on Passive Photonic Waveguides Photo Thermal Effect Graphene Detector Featuring 105 Gbit S-1 NRZ and 120 Gbit s-1 PAM4 Direct Detection Graphene Electro-Optic Modulator with 30 GHz Bandwidth Handbook of Optoelectronics Lightwave Technology: Components and Devices Silicon Photonics Design: From Devices to Systems Refractive Index of Silicon and Germanium and Its Wavelength and Temperature Derivatives Chemical Vapor Deposition-Derived Graphene with Electrical Performance of Exfoliated Graphene Direct Preparation of High Quality Graphene on Dielectric Substrates Wafer-Scale Growth of Single-Crystal Monolayer Graphene on Reusable Hydrogen-Terminated Germanium Metal-Free CVD Graphene Synthesis on 200 mm Ge/ Si(001) Substrates Investigating the CVD Synthesis of Graphene on Ge(100): Toward Layer-by-Layer Growth Large-Area Synthesis of High-Quality and Uniform Graphene Films on Copper Foils Production and Processing of Graphene and 2D Crystals Production and Processing of Graphene and Related Materials Large Area, Few-Layer Graphene Films on Arbitrary Substrates by Chemical Vapor Deposition Electrochemical Delamination of CVD-Grown Graphene Film: Toward the Recyclable Use of Copper Catalyst Repeated Growth and Bubbling Transfer of Graphene with Millimetre-Size Single-Crystal Grains Using Platinum Catalyst Interface Engineering for Improved 2D Film Lift-Off and Transfer Deterministic Patterned Growth of High-Mobility Large-Crystal Graphene: A Path towards Wafer Scale Integration Excellent Electronic Transport in Heterostructures of Graphene and Monoisotopic Boron-Nitride Grown at Atmospheric Pressure Do-It-Yourself Transfer of Large-Area Graphene Using an Office Laminator and Water Rapid CVD Growth of Millimetre-Sized Single Crystal Graphene Using a Cold-Wall Reactor ) Zurrón, Ó.; Picón, A.; Plaja, L. Theory of High-Order Harmonic Generation for Gapless Graphene Graphene Based Low Insertion Loss Electro-Absorption Modulator on SOI Waveguide The Role of Surface Oxygen in the Growth of Large Single-Crystal Graphene on Copper Inking Elastomeric Stamps with Micro-Patterned, Single Layer Graphene to Create High-Performance OFETs SYLGARD TM 184 Silicone Elastomer Kit Technical Data Sheet Polymer Properties Database Face-to-Face Transfer of Wafer-Scale Graphene Films Direct Transfer of Wafer-Scale Graphene Films Silicon Nitride Gate Dielectrics and Band Gap Engineering in Graphene Layers Measurement of a Gaussian Laser Beam Diameter through the Direct Inversion of Knife-Edge Data Graphene Overcoats for Ultra-High Storage Density Magnetic Media Single Layer h-BN (Boron Nitride) Film Grown on Copper Foil: 2 Raman Spectrum of Graphene and Graphene Layers Raman Spectroscopy as a Versatile Tool for Studying the Properties of Graphene Quantifying Defects in Graphene via Raman Spectroscopy at Different Excitation Energies Defect Scattering in Graphene Raman Fingerprint of Charged Impurities in Graphene Monitoring Dopants by Raman Scattering in an Electrochemically Top-Gated Graphene Transistor Electron-Electron Interactions and Doping Dependence of the Two-Phonon Raman Intensity in Graphene Doping Dependence of the Raman Spectrum of Defected Graphene Uniaxial Strain in Graphene by Raman Spectroscopy: G Peak Splitting, Gruneisen Parameters, and Sample Orientation Strain-Dependent Splitting of the Double-Resonance Raman Scattering Band in Graphene Raman Spectroscopy of Graphene and Bilayer under Biaxial Strain: Bubbles and Balloons Kohn Anomalies and Electron-Phonon Interactions in Graphite Breakdown of the Adiabatic Born-Oppenheimer Approximation in Graphene Quantum Emission from Hexagonal Boron Nitride Monolayers Optical Separation of Mechanical Strain from Charge Doping in Graphene Raman Spectroscopy as Probe of Nanometre-Scale Strain Variations in Graphene Random Strain Fluctuations as Dominant Disorder Source for High-Quality On-Substrate Graphene Devices Models for Contacts to Planar Devices. Solid-State Electron Optical Properties of Graphene Realization of a High Mobility Dual-Gated Graphene Field-Effect Transistor with Al2O3 Dielectric Evidence of the Role of Contacts on the Observed Electron-Hole Asymmetry in Graphene Contact and Edge Effects in Graphene Devices Resistivity Measurements on Germanium for Transistors Dyadic Green's Functions and Guided Surface Waves for a Surface Conductivity Model of Graphene Measurement of the Quantum Capacitance of Graphene Design of Integrated Circuits for Optical Communications A 400 Gb/s O-Band WDM (8 × 50 Gb/s) Silicon Photonic Ring Modulator-Based Transceiver Recent Progress on Ge/SiGe Quantum Well Optical Modulators, Detectors, and Emitters for Optical Interconnects Synthesis of Monolayer Hexagonal Boron Nitride on Cu Foil Using Chemical Vapor Deposition Author Contributions ‡ C.C. and M.R. are joint last coauthors. The authors declare no competing financial interest. We acknowledge funding from the European Union H2020 Graphene Flagship under grant agreements nos. 785219 and 881603, ERC grants Hetero2D, GSYNCOR, EPSRC grants EP/L016087/1, EP/K01711X/1, EP/K017144/1, EP/ N010345/1.